17
Intel Engineer Posts Cache-Aware Load Balancing For Linux - May Be Very Useful For AMD
(www.phoronix.com)
Eh. It's assuming the compute pattern is already broken. I don't think we're quite to the level we need to be worrying about the literal electrical impulse incoming to a machine being moderated in a way that would help performance. Great to be on the bleeding edge though.