this post was submitted on 22 Apr 2025
18 points (100.0% liked)

Hardware

1939 readers
128 users here now

All things related to technology hardware, with a focus on computing hardware.


Rules (Click to Expand):

  1. Follow the Lemmy.world Rules - https://mastodon.world/about

  2. Be kind. No bullying, harassment, racism, sexism etc. against other users.

  3. No Spam, illegal content, or NSFW content.

  4. Please stay on topic, adjacent topics (e.g. software) are fine if they are strongly relevant to technology hardware. Another example would be business news for hardware-focused companies.

  5. Please try and post original sources when possible (as opposed to summaries).

  6. If posting an archived version of the article, please include a URL link to the original article in the body of the post.


Some other hardware communities across Lemmy:

Icon by "icon lauk" under CC BY 3.0

founded 2 years ago
MODERATORS
 

A bit of confusing deadline.

As noted in the report, the future success of Samsung’s HBM4 will hinge on the development of sixth-generation (1c) DRAM—fabricated using a 10nm-class process—by its memory division. The 12-layer HBM4 product will integrate this 1c DRAM with the logic die.

They are still using a 10 nm fabrication node for DRAM.

top 1 comments
sorted by: hot top controversial new old
[–] [email protected] 2 points 2 weeks ago

Can they get a benefit from going smaller with a single transistor/capacitor for each bit. Like what is the surface area and separation required to store enough electrons without coupling charge to adjacent bit cells?