A community for news and discussion about the hardware side of technology.
1. English only
Title and associated content has to be in English.
2. Use original link
Post URL should be the original link to the article (even if paywalled) and archived copies left in the body. It allows avoiding duplicate posts when cross-posting.
3. Respectful communication
All communication has to be respectful of differing opinions, viewpoints, and experiences.
4. Inclusivity
Everyone is welcome here regardless of age, body size, visible or invisible disability, ethnicity, sex characteristics, gender identity and expression, education, socio-economic status, nationality, personal appearance, race, caste, color, religion, or sexual identity and orientation.
5. Ad hominem attacks
Any kind of personal attacks are expressly forbidden. If you can't argue your position without attacking a person's character, you already lost the argument.
6. Off-topic tangents
Stay on topic. Keep it relevant.
If someone is interested in moderating this community, message @[email protected].
Awful lot of "could", "maybe" and, "one day" in that article. It's neat to see folks in the lab cook up something new but there's a long way and a lot of hurdles between this and a functional chip. Especially one with the +40% performance and -10% power usage that they're claiming.
What about it makes it 2D?
Don't the latest chips use 3d to stack more transistors in one spot?
I just checked the diagrams and I was more concerned about the durability of these gaafets compared to finfets.